



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/662,358

09/15/2000

Taiji Noda

0819-0423

1724

22204

7590

07/15/2004

NIXON PEABODY, LLP  
401 9TH STREET, NW  
SUITE 900  
WASHINGTON, DC 20004-2128

EXAMINER

MAI, ANH D

ART UNIT

PAPER NUMBER

2814

DATE MAILED: 07/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/662,358

Applicant(s)

NODA ET AL.

Examiner

Anh D. Mai

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 05 May 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-10, 12-15 and 21-24 is/are pending in the application.
- 4a) Of the above claim(s) 1-5 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 6-10, 12-15 and 21-24 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date: \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Status of the Claims***

1. Amendment filed May 5, 2004 has been entered. Claim 6 has been amended. Claims 1-10, 12-15 and 21-24 are pending. Claims 1-5 have been withdrawn.

Claim 7 is indicated as "previously presented". However, some portions of the claim have been crossed out or underlined. After a review, it is found that current claim 7 recites a similar limitation as that of previously submitted, thus, will be treated as such.

### ***Claim Rejections - 35 USC § 103***

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

2. Claims 6-10, 12-14 and 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Burr et al. (U.S. Patent No. 5,650,340), in view of Richards, Jr. et al. (U.S. Patent No. 5,786,620) (hereinafter Richards).

With respect to claim 6, Burr teaches a method for fabricating a semiconductor device substantially as claimed including:

a first step of forming a gate electrode (125) over a semiconductor region (121) with a gate insulating film (123) interposed therebetween; (see Fig. 4F);

a second step of implanting heavy ions (B, In) into the semiconductor region (121) on the side of the gate electrode (125) using the gate electrode (125) as a mask, thereby forming a first ion implanted layer (116) of a second conductivity (p), at least upper part of which is an amorphous layer; (see Fig. 4G);

Art Unit: 2814

a third step of implanting ions of a first dopant (n) into the semiconductor region (121), in which the amorphous layer has been formed, using the gate electrode (125) as a mask, thereby forming a second ion implanted layer (131A-B) of a first conductivity type (n); (see Fig. 4H);

a fourth step of conducting a first annealing process to activate the first (116) and second (131A-B) implanted layers, thereby forming an extended high-concentration dopant diffused layer (131A-B) of the first conductivity type (n) through diffusion of the first dopant (n) and a pocket dopant diffused layer (116) of the second conductivity type (p), which is in contact with a bottom portion of the extended high-concentration dopant diffused layer (131A-B), through diffusion of the heavy ions (B, In), respectively,

wherein in the second step, a dislocation loop layer is formed in the lower region of the amorphous layer in the semiconductor region due to the heavy ions implantation, and

in the fourth step, the pocket dopant diffused layer (116) is formed having a peak dopant concentration produced by trapping heavy ions (B, In) in the dislocation loop layer, the pocket dopant diffused layer (116) and the extended high-concentration dopant diffused layer (131A-B) are in contact at the peak dopant concentration of the pocket dopant diffused layer (116) and a side of the extended high-concentration dopant diffused layer (131A-B) located below the gate electrode is not covered by the pocket dopant diffused layer (116). (See Fig. 4H, col. 10, line 45-col. 12, line 44).

Thus, Burr is shown to teach all the features of the claim with the exception of implanting heavy ions (B, In) into the semiconductor region (121) on both sides of the gate electrode (125).

Art Unit: 2814

However, Richards teaches that to reduce the short channel effects (SCE) both source and drain pocket implants are preferably used to simplify the process. (See col. 21, ll. 46-56).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to implant heavy ions into the semiconductor region of Burr on both sides of the gate electrode as taught by Richards to simplify the process.

With respect to the limitation “at least upper part of which is an amorphous layer”, the upper part of the semiconductor region (121) is amorphized by the implantation of the heavy ions that form the first ion implanted layer (116). This is well known in the art.

With respect to the functional limitation “the pocket dopant diffused layer is formed having a peak dopant concentration produced by trapping heavy ions in the dislocation loop layer”, this is an inherent result of the implantation of heavy ions into the semiconductor region.

With respect to claim 7, the part of the pocket dopant diffused layer (116) of Burr in which the heavy ions (B, In) are trapped should overlap with a dopant profile of the extended high-concentration dopant diffused layer (131A-B). (See Fig. 4H).

With respect to claim 8, method of Burr further includes:

forming a sidewall spacer (135) on side faces of the gate electrode (125) after the third step has been performed;

Art Unit: 2814

implanting ions of a second dopant (n) into the semiconductor region (121) using the gate electrode (125) and the sidewall spacer (135) as a mask, thereby forming a third ion implanted layer (137A-B) of the first conductivity type (n); and

conducting a second annealing process to activate the third ion implanted layer, thereby forming a high-concentration dopant diffused layer (137A-B) of the first conductivity type (n), which is located outside of the extended high-concentration dopant diffused layer (131A-B), has a junction deeper than that of the extended high-concentration dopant diffused layer (131A-B) and has been formed through diffusion of a second dopant. (See Fig. 4I).

With respect to claim 9, the heavy ions (B, In) of Burr are implanted at such an implant energy as forming an amorphous/crystalline interface, through implantation of the heavy ions (B, In), at a level equal to or deeper than a range of the first dopant ( $n^-$ ) and shallower than a range of the second dopant ( $n^+$ ).

With respect to claim 10, method of Burr further includes:

implanting ions (p) into a surface part of the semiconductor region (111), thereby forming a fourth ion implanted layer (121) of a second conductivity type (p) before the first step is performed; and

conducting a third annealing process to activate the fourth ion implanted layer (p), thereby forming a dopant diffused layer (121) to be a channel region. (See Fig. 4B, col. 10, line 64-col. 11, line 13).

Art Unit: 2814

With respect to claim 12, the heavy ions (B, In) of Burr are implanted at such an implant energy (50-70 KeV) as making the range of the heavy ions (B, In) equal to or deeper than the range (20-60 KeV) of the first dopant (131A-B) and between one to three times as deep as the range of the first dopant (131A-B).

With respect to claim 13, the heavy ions of Burr includes indium ions.

With respect to claim 14, the implant dose of the heavy ions (In) of Burr ( $5E12$  to  $5E13\text{cm}^{-2}$ ) meet the lower limit of the claimed ( $5E13$  or more) range.

With respect to claim 21, the first dopant of Burr is arsenic.

With respect to claim 22, the heavy ions of Burr are indium ions.

With respect to claim 23, the heavy ions and the first dopant of Burr are indium ions and arsenic and the second dopant are arsenic.

With respect to claim 24, the fourth ion implanted layer (121) of Burr is formed into the surface part of the semiconductor region (111) by implanting p-type dopant.

Thus, Burr is shown to teach all the features of the claim with the exception of explicitly disclosing p-type dopant includes indium.

However, boron and indium are well known in the art as p-type dopants in silicon system and subsequently used to form p-type layer 116.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form layer 121 of Burr using indium ions because either boron or indium ions are well known p-type dopant.

Art Unit: 2814

3. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr '340 as applied to claim 6 above, and further in view of Tsukamoto (U.S. Patent No. 5,399,506) (of record).

Burr and Richards teach conducting the first annealing process using a rapid thermal annealing (RTA) as is well known to those skill in the art.

Thus, Burr and Richard are shown to teach all the features of the claim with the exception of explicitly disclosing the details of RTA process.

However, Tsukamoto teaches that RTA process is well known in the art including: a semiconductor region is heated up to a temperature between 950 °C and 1050 °C at a rate between 100 °C/sec to 150 °C/sec and then kept at the temperature for a period of time between 1 to 10 seconds.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention perform the RTA process of Burr as taught by Tsukamoto to activate the dopants.

### ***Response to Arguments***

4. Applicant's arguments with respect to claims 6 and 15 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent No.	6,271,095	Yu
-----------------	-----------	----

U.S. Patent No.	6,319,798	Yu
-----------------	-----------	----

Art Unit: 2814

U.S. Patent No.	6,333,217	Umimoto et al.
U.S. Patent No.	6,500,739	Wang et al.
U.S. Patent No.	6,720,632	Noda

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 9:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2814

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A.M  
July 12, 2004

A handwritten signature in black ink, appearing to read "Mady", with a long, sweeping horizontal line extending to the right.